



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)



Bib Data Sheet

CONFIRMATION NO. 7785

|                             |                                       |              |                        |                                 |
|-----------------------------|---------------------------------------|--------------|------------------------|---------------------------------|
| SERIAL NUMBER<br>10/601,401 | FILING DATE<br>06/23/2003<br><br>RULE | CLASS<br>438 | GROUP ART UNIT<br>2812 | ATTORNEY<br>DOCKET NO.<br>H1938 |
|-----------------------------|---------------------------------------|--------------|------------------------|---------------------------------|

## APPLICANTS

Zoran Krivokapic, Santa Clara, CA;

SDF \*\* CONTINUING DATA \*\*\*\*\* *None*SDF \*\* FOREIGN APPLICATIONS \*\*\*\*\* *None*

## IF REQUIRED, FOREIGN FILING LICENSE GRANTED

\*\* 08/15/2003

| Foreign Priority claimed        | <input type="checkbox"/> yes <input checked="" type="checkbox"/> no                                    | STATE OR<br>COUNTRY | SHEETS<br>DRAWING | TOTAL<br>CLAIMS | INDEPENDENT<br>CLAIMS |
|---------------------------------|--|---------------------|-------------------|-----------------|-----------------------|
| 35 USC 119 (a-d) conditions met | <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after | CA                  | 4                 | 29              | 4                     |
| Verified and Acknowledged       | <i>Hannita Chae SDF</i><br>Examiner's Signature<br>Initials  |                     |                   |                 |                       |

## ADDRESS

47332  
 THE CAVANAGH LAW FIRM  
 VIAD CORPORATE CENTER  
 1850 NORTH CENTRAL AVENUE, SUITE 2400  
 PHOENIX , AZ  
 85004

A Method Of Manufacturing A Semiconductor Device Having A MESA Structure  
 TITLE: *A Method Of Manufacturing A Semiconductor Device Having A MESA Structure* 4/17/05  
 SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE

|                  |   |  |
|------------------|---|--|
| FILING FEE       | FEES: Authority has been given in Paper<br>No. _____ to charge/credit DEPOSIT ACCOUNT<br>No. _____ for following: | <input type="checkbox"/> All Fees<br><br><input type="checkbox"/> 1.16 Fees ( Filing )<br><br><input type="checkbox"/> 1.17 Fees ( Processing Ext. of time )<br><br><input type="checkbox"/> 1.18 Fees ( Issue )<br><br><input type="checkbox"/> Other _____ |
| RECEIVED<br>1296 |   |  |